RISC-V blows the one market it was built to win: bare-bones embedded
Dmitry Grinberg argues RISC-V should have known better: in embedded, its one natural market, the ISA is clearly worse than incumbents on code density and interrupt latency. Compressed-offset limits and late extensions like Zba mean it trades away precisely what low-cost microcontroller cores need.